

Notice of Allowability	Application No.	Applicant(s)	<u> </u>
	10/605,167	CHIDAMBARRAO ET AL.	
	Examiner	Art Unit	
	Pamela E Perkins	2822	
The MAILING DATE of this communication appeal All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate commu GHTS. This application is s	this application. If not included inication will be mailed in due course. THIS	ive
1. This communication is responsive to the after final amendr	ment filed on 2 December 20	<u>004</u> .	
2. The allowed claim(s) is/are 7-18.			
3. A The drawings filed on 12 September 2003 are accepted by	the Examiner.	į	
4. ☐ Acknowledgment is made of a claim for foreign priority una) ☐ All b) ☐ Some* c) ☐ None of the:  1. ☐ Certified copies of the priority documents have 2. ☐ Certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.  5. ☐ A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give 6. ☐ CORRECTED DRAWINGS (as "replacement sheets") mus (a) ☐ including changes required by the Notice of Draftspers 1) ☐ hereto or 2) ☐ to Paper No./Mail Date  (b) ☐ including changes required by the attached Examiner's Paper No./Mail Date  Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the paper No./Mail Date  DEPOSIT OF and/or INFORMATION about the depose attached Examiner's comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comment regarding REQUIREMENT is a comment regarding REQUIREMENT in the comm	been received.  been received in Application cuments have been received of this communication to file ENT of this application.  itted. Note the attached EXA es reason(s) why the oath or t be submitted. on's Patent Drawing Review a Amendment / Comment or a Amendment / Comment or a Header according to 37 CFI sit of BIOLOGICAL MATE	In No  In No  In this national stage application from the areply complying with the requirements  MINER'S AMENDMENT or NOTICE OF declaration is deficient.  ( PTO-948) attached  in the Office action of  a drawings in the front (not the back) of R 1.121(d).  ERIAL must be submitted. Note the	
Attachment(s) 1. ☐ Notice of References Cited (PTO-892)	5. ☐ Notice of Inf	ormal Patent Application (PTO-152)	
2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)	<u>—</u>	mmary (PTO-413),	
Information Disclosure Statements (PTO-1449 or PTO/SB/06     Paper No./Mail Date      Examiner's Comment Regarding Requirement for Deposit	Paper No./I 8), 7. ☐ Examiner's /	Mail Date Amendment/Comment	
of Biological Material	9. Other	Statement of Reasons for Allowance	
		AMERICAN ZAPACIAN  TO STATE OF ENTER 2800	

Application/Control Number: 10/605,167

Art Unit: 2822

## **DETAILED ACTION**

This office action is in response to the filing of the after final amendment on 2 December 2004. Claims 7-18 are pending; claims 1-6 have been cancelled.

## Allowable Subject Matter

Claims 7-18 are allowed.

## Reasons for Allowance

The following is an examiner's statement of reasons for allowance: prior art does not anticipate, teach, or suggest a method of manufacturing a semiconductor device where a semiconductor layer is formed on a substrate; selectively ion-implanting an expansion element in a first region of the substrate; selectively ion-implanting a compression element in a second region of the substrate; annealing to expand the first region and to compress the second region, wherein the expanded first region pushes up a first portion of the semiconductor layer and the compressed second region pulls down a second portion of the semiconductor layer; and forming an N type device on the first portion of the semiconductor layer; and forming a P type device on the second portion of the semiconductor layer.

For example, Doyle et al. (6,228,694) disclose a method for manufacturing a semiconductor device where a semiconductor layer is formed on a substrate; forming an oxide layer between the semiconductor layer and the substrate; expanding a first region of the substrate to push up a first portion of the semiconductor layer;

Application/Control Number: 10/605,167

Art Unit: 2822

compressing a second region of the substrate to pull down a second portion of the semiconductor layer; forming an N type device over the first portion of the semiconductor layer; and forming a P type device over the second portion of the semiconductor layer.

However, Doyle et al. do not disclose, anticipate, teach, or suggest selectively ion-implanting an expansion element in a first region of the substrate; selectively ion-implanting a compression element in a second region of the substrate; annealing to expand the first region and to compress the second region, wherein the expanded first region pushes up a first portion of the semiconductor layer and the compressed second region pulls down a second portion of the semiconductor layer.

The prior art made of record in this action does not anticipate, teach, or suggest a method of manufacturing a semiconductor device where a semiconductor layer is formed on a substrate; selectively ion-implanting an expansion element in a first region of the substrate; selectively ion-implanting a compression element in a second region of the substrate; annealing to expand the first region and to compress the second region, wherein the expanded first region pushes up a first portion of the semiconductor layer and the compressed second region pulls down a second portion of the semiconductor layer; and forming an N type device on the first portion of the semiconductor layer; and forming a P type device on the second portion of the semiconductor layer.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Application/Control Number: 10/605,167

Art Unit: 2822

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP

AMERICANASIAN

TOTOLOGY PATENT ELEMINER

LOKILOG CGY CENTER 2800

Page 4